View AT32AP700108_4264930.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* High Performance, Low Power AVR(R)32 32-Bit Microcontroller
- 210 DMIPS throughput at 150 MHz - 16 KB instruction cache and 16 KB data caches - Memory Management Unit enabling use of operating systems - Single-cycle RISC instruction set including SIMD and DSP instructions - Java Hardware Acceleration Pixel Co-Processor - Pixel Co-Processor for video acceleration through color-space conversion (YUV<->RGB), image scaling and filtering, quarter pixel motion compensation Multi-hierarchy bus system - High-performance data transfers on separate buses for increased performance Data Memories - 32KBytes SRAM External Memory Interface - SDRAM, DataFlashTM, SRAM, Multi Media Card (MMC), Secure Digital (SD), - Compact Flash, Smart Media, NAND Flash Direct Memory Access Controller - External Memory access without CPU intervention Interrupt Controller - Individually maskable Interrupts - Each interrupt request has a programmable priority and autovector address System Functions - Power and Clock Manager - Crystal Oscillator with Phase-Lock-Loop (PLL) - Watchdog Timer - Real-time Clock 6 Multifunction timer/counters - Three external clock inputs, I/O pins, PWM, capture and various counting capabilities 4 Universal Synchronous/Asynchronous Receiver/Transmitters (USART) - 115.2 kbps IrDA Modulation and Demodulation - Hardware and software handshaking 3 Synchronous Serial Protocol controllers - Supports I2S, SPI and generic frame-based protocols Two-Wire Interface - Sequential Read/Write Operations, Philips' I2C(c) compatible Image Sensor Interface - 12-bit Data Interface for CMOS cameras Universal Serial Bus (USB) 2.0 High Speed (480 Mbps) Device - On-chip Transceivers with physical interface 16-bit stereo audio bitstream DAC - Sample rates up to 50 kHz On-Chip Debug System - Nexus Class 3 - Full speed, non-intrusive data and program trace - Runtime control and JTAG interface Package/Pins - AT32AP7001: 208-pin QFP/ 90 GPIO pins Power supplies - 1.65V to1.95V VDDCORE - 3.0V to 3.6V VDDIO
* * * *
AVR(R)32 32-bit Microcontroller AT32AP7001 Preliminary Summary
* * *
* * * * * * * *
* *
32015ES-AVR32-01/08
AT32AP7001
1. Part Description
The AT32AP7001 is a complete System-on-chip application processor with an AVR32 RISC processor achieving 210 DMIPS running at 150 MHz. AVR32 is a high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption, high code density and high application performance. AT32AP7001 implements a Memory Management Unit (MMU) and a flexible interrupt controller supporting modern operating systems and real-time operating systems. The processor also includes a rich set of DSP and SIMD instructions, specially designed for multimedia and telecom applications. AT32AP7001 incorporates SRAM memories on-chip for fast and secure access. For applications requiring additional memory, external 16-bit SRAM is accessible. Additionally, an SDRAM controller provides off-chip volatile memory access as well as controllers for all industry standard off-chip non-volatile memories, like Compact Flash, Multi Media Card (MMC), Secure Digital (SD)-card, SmartCard, NAND Flash and Atmel DataFlashTM. The Direct Memory Access controller for all the serial peripherals enables data transfer between memories without processor intervention. This reduces the processor overhead when transferring continuous and large data streams between modules in the MCU. The Timer/Counters includes three identical 16-bit timer/counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation. A pixel co-processor provides color space conversions for images and video, in addition to a wide variety of hardware filter support Synchronous Serial Controllers provide easy access to serial communication protocols, audio standards like I2S and frame-based protocols. The Java hardware acceleration implementation in AVR32 allows for a very high-speed Java byte-code execution. AVR32 implements Java instructions in hardware, reusing the existing RISC data path, which allows for a near-zero hardware overhead and cost with a very high performance. The Image Sensor Interface supports cameras with up to 12-bit data buses. PS2 connectivity is provided for standard input devices like mice and keyboards. AT32AP7001 integrates a class 3 Nexus 2.0 On-Chip Debug (OCD) System, with non-intrusive real-time trace, full-speed read/write memory access in addition to basic runtime control. The C-compiler is closely linked to the architecture and is able to utilize code optimization features, both for size and speed.
2
32015ES-AVR32-01/08
AT32AP7001
2. Blockdiagram
Figure 2-1. Blockdiagram
TRST_N TCK TDO TDI TMS
JTAG INTERFACE
MCKO MDO[5..0] MSEO[1..0] EVTI_N EVTO_N
NEXUS CLASS 3 OCD
AP CPU
MEMORY MANAGEMENT UNIT
PIXEL COPROCESSOR
INSTR CACHE
PBB
DATA CACHE
D+ D-
USB INTERFACE DMA
DATA[11..0] HSYNC VSYNC PCLK
IMAGE SENSOR INTERFACE INTRAM0 INTRAM1
S M M
M
M
M
HIGH SPEED BUS MATRIX S S MM S
CONFIGURATION PB HS B HSB
S
REGISTERS BUS
M
EXTERNAL BUS INTERFACE (SDRAM & STATIC MEMORY CONTROLLER & ECC)
S
RAS, CAS, SDWE, NANDOE, NANDWE, SDCK, SDCKE, NWE3, NWE1, NWE0, NRD, NCS[3,1,0], ADDR[22..0] DATA[15..0]
HSB-PB BRIDGE B Parallel Input/Output Controllers
HSB-HSB BRIDGE PERIPHERAL DMA CONTROLLER
HSB-PB BRIDGE A
PB PBA
NWAIT NCS[5,4,2] CFRNW, CFCE1, CFCE2, ADDR[23..25] DATA[31..16]
DMA CONTROLLER
PA PB PC PD PE
DATA0N DATA1N CLK CMD DATA[7..0]
DMA
DATA0 DATA1
AUDIO BITSTREAM DAC
USART0 USART1 USART2 USART3 SERIAL PERIPHERAL INTERFACE 0/1 SYNCHRONOUS SERIAL CONTROLLER 0/1/2
RXD TXD CLK RTS, CTS
PA PB PC PD PE
PDC
SCK MISO, MOSI NPCS0 NPCS[3..1]
TX_CLOCK, TX_FRAME_SYNC TX_DATA RX_CLOCK, RX_FRAME_SYNC RX_DATA
MULTIMEDIA CARD INTERFACE
POWER MANAGER
XIN32 XOUT32 XIN0 XOUT0 XIN1 XOUT1 PLL0 PLL1
PDC
AC97 CONTROLLER
32 KHz OSC OSC0 OSC1 PLL0 PLL1
GCLK[3..0] OSCEN_N RESET_N
TWO-WIRE INTERFACE
SCL SDA
CLOCK GENERATOR
CLOCK[1..0]
CLOCK CONTROLLER SLEEP CONTROLLER RESET CONTROLLER
PS2 INTERFACE
DATA[1..0]
REAL TIME COUNTER WATCHDOG TIMER INTERRUPT CONTROLLER PULSE WIDTH MODULATION CONTROLLER
PWM0 PWM1 PWM2 PWM3
A[2..0] B[2..0] CLK[2..0]
TIMER/COUNTER 0/1
EXTINT[7..0] KPS[7..0] NMI_N
EXTERNAL INTERRUPT CONTROLLER
Parallel Input/Output Controllers
SCLK SDI SSYNC SDO
DMA
DMA
PDC
3
32015ES-AVR32-01/08
AT32AP7001
2.0.1 AVR32AP CPU * 32-bit load/store AVR32B RISC architecture.
Up to 15 general-purpose 32-bit registers. 32-bit Stack Pointer, Program Counter and Link Register reside in register file. Fully orthogonal instruction set. Privileged and unprivileged modes enabling efficient and secure Operating Systems. Innovative instruction set together with variable instruction length ensuring industry leading code density. - DSP extention with saturating arithmetic, and a wide variety of multiply instructions. - SIMD extention for media applications. 7 stage pipeline allows one instruction per clock cycle for most instructions. - Java Hardware Acceleration. - Byte, half-word, word and double word memory access. - Unaligned memory access. - Shadowed interrupt context for INT3 and multiple interrupt priority levels. - Dynamic branch prediction and return address stack for fast change-of-flow. - Coprocessor interface. Full MMU allows for operating systems with memory protection. 16Kbyte Instruction and 16Kbyte data caches. - Virtually indexed, physically tagged. - 4-way associative. - Write-through or write-back. Nexus Class 3 On-Chip Debug system. - Low-cost NanoTrace supported. - - - - -
*
* *
*
2.0.2
Pixel Coprocessor (PICO) * Coprocessor coupled to the AVR32 CPU Core through the TCB Bus. *
- Coprocessor number one on the TCB bus. Three parallel Vector Multiplication Units (VMU) where each unit can: - Multiply three pixel components with three coefficients. - Add the products from the multiplications together. - Accumulate the result or add an offset to the sum of the products. Can be used for accelerating: - Image Color Space Conversion. * Configurable Conversion Coefficients. * Supports packed and planar input and output formats. * Supports subsampled input color spaces (i.e 4:2:2, 4:2:0). - Image filtering/scaling. * Configurable Filter Coefficients. * Throughput of one sample per cycle for a 9-tap FIR filter. * Can use the built-in accumulator to extend the FIR filter to more than 9-taps. * Can be used for bilinear/bicubic interpolations. - MPEG-4/H.264 Quarter Pixel Motion Compensation. Flexible input Pixel Selector. - Can operate on numerous different image storage formats. Flexible Output Pixel Inserter. - Scales and saturates the results back to 8-bit pixel values. - Supports packed and planar output formats.
*
* *
4
32015ES-AVR32-01/08
AT32AP7001
* Configurable coefficients with flexible fixed-point representation.
2.0.3
Debug and Test system * * * * * * *
IEEE1149.1 compliant JTAG and boundary scan Direct memory access and programming capabilities through JTAG interface Extensive On-Chip Debug features in compliance with IEEE-ISTO 5001-2003 (Nexus 2.0) Class 3 Auxiliary port for high-speed trace information Hardware support for 6 Program and 2 data breakpoints Unlimited number of software breakpoints supported Advanced Program, Data, Ownership, and Watchpoint trace supported
2.0.4
DMA Controller * 2 HSB Master Interfaces * 3 Channels * Software and Hardware Handshaking Interfaces
- 11 Hardware Handshaking Interfaces
* Memory/Non-Memory Peripherals to Memory/Non-Memory Peripherals Transfer * Single-block DMA Transfer * Multi-block DMA Transfer
- Linked Lists - Auto-Reloading - Contiguous Blocks * DMA Controller is Always the Flow Controller * Additional Features - Scatter and Gather Operations - Channel Locking
- Bus Locking - FIFO Mode
- Pseudo Fly-by Operation
2.0.5
Peripheral DMA Controller * Transfers from/to peripheral to/from any memory space without intervention of the processor. * Next Pointer Support, forbids strong real-time constraints on buffer management. * Eighteen channels
- Two for each USART - Two for each Serial Synchronous Controller - Two for each Serial Peripheral Interface
2.0.6
Bus system * HSB bus matrix with 10 Masters and 8 Slaves handled
- Handles Requests from the CPU Icache, CPU Dcache, HSB bridge, HISI, USB 2.0 Controller, DMA Controller 0, DMA Controller 1, and to internal SRAM 0, internal SRAM 1, PB A, PB B, EBI and, USB.
5
32015ES-AVR32-01/08
AT32AP7001
- Round-Robin Arbitration (three modes supported: no default master, last accessed default
master, fixed default master)
- Burst Breaking with Slot Cycle Limit - One Address Decoder Provided per Master * 2 Peripheral buses allowing each bus to run on different bus speeds. - PB A intended to run on low clock speeds, with peripherals connected to the PDC. - PB B intended to run on higher clock speeds, with peripherals connected to the DMACA. * HSB-HSB Bridge providing a low-speed HSB bus running at the same speed as PBA - Allows PDC transfers between a low-speed PB bus and a bus matrix of higher clock speeds
An overview of the bus system is given in Figure 4-1 on page 13. All modules connected to the same bus use the same clock, but the clock to each module can be individually shut off by the Power Manager. The figure identifies the number of master and slave interfaces of each module connected to the HSB bus, and which DMA controller is connected to which peripheral.
6
32015ES-AVR32-01/08
AT32AP7001
3. Package and Pinout
3.1 AVR32AP7001
208 QFP Pinout.
Figure 3-1.
156 157
105 104
208 1 52
53
Table 3-1.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 GND PE17 PE18 PX47 PX48 PX49 PX50 PX51
QFP-208 Package Pinout
53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 GND PA23 PA24 XIN1 XOUT1 AVDDUSB AGNDUSB VDDIO FSDM FSDP GND GND HSDM HSDP VDDCORE GND GND VBG VDDIO PA25 PA26 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 GND PX13 PX14 PX15 PX16 PX17 PX34 PX35 PX36 PX37 PX38 PX18 PX19 PX20 PX21 PX22 PX23 PX24 PX25 PX26 VDDIO 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 GND PB10 PB11 PB12 PB13 PB14 PB15 PB16 PB17 PB18 PB19 PB20 PB21 PB22 PB23 VDDCORE GND GND PA06 PA07 VDDIO
VDDIO PX32 PX33 PX00 PX01 PX02 PX03 PX04 PX05 VDDCORE GND TDO TCK
7
32015ES-AVR32-01/08
AT32AP7001
Table 3-1.
22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 TMS TDI TRST_N EVTI_N RESET_N PA00 PA01 PA02 PA03 PA04 PA05 PB24 PB25 PA08 VDDIO GND PA09 PA10 PA11 PA12 PA13 PA14 PA15 PA16 PA17 PA18 PA19 PA20 PA21 PA22 VDDIO
QFP-208 Package Pinout (Continued)
74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 PA27 PA28 PA29 PA30 PA31 WAKE_N PB26 PB27 PB28 PX53 PX52 PX41 GND PE25 PE24 PE23 PE22 PE21 PE20 PE19 PX06 PX07 PX08 PX09 PX10 PX11 PB29 PB30 PX12 PC00 VDDIO 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 PX27 PX28 PX29 PX30 PX31 VDDCORE GND GND PE26 PX39 VDDCORE GND PX40 PX42 PX43 PX44 PX45 PX46 PB00 PB01 PB02 PB03 PB04 PB05 PB06 PB07 PB08 PB09 PC16 PC17 VDDIO 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 VDDIO OSCEN_N XIN32 XOUT32 AGNDOSC AVDDOSC PLL1 XIN0 XOUT0 AGNDPLL AVDDPLL PLL0 PE00 PE01 PE02 PE03 PE04 PE05 PE06 PE07 PE08 PE09 PE10 PE11 PE12 PE13 PE14 PE15 PE16 No Connect VDDIO
8
32015ES-AVR32-01/08
AT32AP7001
4. Signals Description
The following table gives details on the signal name classified by peripheral. The pinout multiplexing of these signals is given in the Peripheral Muxing table in the Peripherals chapter. Table 4-1.
Signal Name
Signal Description List
Function Power Type Active Level Comments
AVDDPLL AVDDUSB AVDDOSC VDDCORE VDDIO AGNDPLL AGNDUSB AGNDOSC GND
PLL Power Supply USB Power Supply Oscillator Power Supply Core Power Supply I/O Power Supply PLL Ground USB Ground Oscillator Ground Ground
Power Power Power Power Power Ground Ground Ground Ground Clocks, Oscillators, and PLL's
1.65 to 1.95 V 1.65 to 1.95 V 1.65 to 1.95 V 1.65 to 1.95 V 3.0 to 3.6V
XIN0, XIN1, XIN32 XOUT0, XOUT1, XOUT32 PLL0, PLL1
Crystal 0, 1, 32 Input Crystal 0, 1, 32 Output PLL 0,1 Filter Pin JTAG
Analog Analog Analog
TCK TDI TDO TMS TRST_N
Test Clock Test Data In Test Data Out Test Mode Select Test Reset
Input Input Output Input Input Auxiliary Port - AUX Low
MCKO MDO0 - MDO5 MSEO0 - MSEO1 EVTI_N
Trace Data Output Clock Trace Data Output Trace Frame Control Event In
Output Output Output Input Low
9
32015ES-AVR32-01/08
AT32AP7001
Table 4-1.
Signal Name EVTO_N
Signal Description List
Function Event Out Type Output Power Manager - PM Active Level Low Comments
GCLK0 - GCLK4 OSCEN_N RESET_N WAKE_N
Generic Clock Pins Oscillator Enable Reset Pin Wake Pin
Output Input Input Input External Interrupt Controller - EIC Low Low Low
EXTINT0 - EXTINT3 NMI_N
External Interrupt Pins Non-Maskable Interrupt Pin
Input Input AC97 Controller - AC97C Low
SCLK SDI SDO SYNC
AC97 Clock Signal AC97 Receive Signal AC97 Transmit Signal AC97 Frame Synchronization Signal
Input Output Output Input
Audio Bitstream DAC - ABDAC DATA0 - DATA1 DATAN0 - DATAN1 D/A Data Out D/A Inverted Data Out Output Output External Bus Interface - EBI PX0 - PX53 ADDR0 - ADDR25 CAS CFCE1 CFCE2 CFRNW DATA0 - DATA31 NANDOE NANDWE NCS0 - NCS5 I/O Controlled by EBI Address Bus Column Signal Compact Flash 1 Chip Enable Compact Flash 2 Chip Enable Compact Flash Read Not Write Data Bus NAND Flash Output Enable NAND Flash Write Enable Chip Select I/O Output Output Output Output Output I/O Output Output Output Low Low Low Low Low Low
10
32015ES-AVR32-01/08
AT32AP7001
Table 4-1.
Signal Name NRD NWAIT NWE0 NWE1 NWE3 RAS SDA10 SDCK SDCKE SDWE
Signal Description List
Function Read Signal External Wait Signal Write Enable 0 Write Enable 1 Write Enable 3 Row Signal SDRAM Address 10 Line SDRAM Clock SDRAM Clock Enable SDRAM Write Enable Type Output Input Output Output Output Output Output Output Output Output Image Sensor Interface - ISI Low Active Level Low Low Low Low Low Low Comments
DATA0 - DATA11 HSYNC PCLK VSYNC
Image Sensor Data Horizontal Synchronization Image Sensor Data Clock Vertical Synchronization
Input Input Input Input MultiMedia Card Interface - MCI
CLK CMD0 - CMD1 DATA0 - DATA7
Multimedia Card Clock Multimedia Card Command Multimedia Card Data
Output I/O I/O
Parallel Input/Output - PIOA, PIOB, PIOC, PIOD, PIOE PA0 - PA31 PB0 - PB30 PD0 - PD17 PE0 - PE26 Parallel I/O Controller PIOA Parallel I/O Controller PIOB Parallel I/O Controller PIOD Parallel I/O Controller PIOE PS2 Interface - PSIF CLOCK0 - CLOCK1 DATA0 - DATA1 PS2 Clock PS2 Data Input I/O Serial Peripheral Interface - SPI0, SPI1 I/O I/O I/O I/O
11
32015ES-AVR32-01/08
AT32AP7001
Table 4-1.
Signal Name MISO MOSI NPCS0 - NPCS3 SCK
Signal Description List
Function Master In Slave Out Master Out Slave In SPI Peripheral Chip Select Clock Type I/O I/O I/O Output Synchronous Serial Controller - SSC0, SSC1, SSC2 Low Active Level Comments
RX_CLOCK RX_DATA RX_FRAME_SYNC TX_CLOCK TX_DATA TX_FRAME_SYNC
SSC Receive Clock SSC Receive Data SSC Receive Frame Sync SSC Transmit Clock SSC Transmit Data SSC Transmit Frame Sync
I/O Input I/O I/O Output I/O DMA Controller - DMACA
DMARQ0 - DMARQ3
DMA Requests
Input Timer/Counter - TIMER0, TIMER1
A0 A1 A2 B0 B1 B2 CLK0 CLK1 CLK2
Channel 0 Line A Channel 1 Line A Channel 2 Line A Channel 0 Line B Channel 1 Line B Channel 2 Line B Channel 0 External Clock Input Channel 1 External Clock Input Channel 2 External Clock Input
I/O I/O I/O I/O I/O I/O Input Input Input
Two-wire Interface - TWI SCL SDA Serial Clock Serial Data I/O I/O
Universal Synchronous Asynchronous Receiver Transmitter - USART0, USART1, USART2, USART3 CLK Clock I/O
12
32015ES-AVR32-01/08
AT32AP7001
Table 4-1.
Signal Name CTS RTS RXD TXD
Signal Description List
Function Clear To Send Request To Send Receive Data Transmit Data Type Input Output Input Output Pulse Width Modulator - PWM Active Level Comments
PWM0 - PWM3
PWM Output Pins
Output USB Interface - USBA
HSDM FSDM HSDP FSDP
High Speed USB Interface Data Full Speed USB Interface Data High Speed USB Interface Data + Full Speed USB Interface Data +
Analog Analog Analog Analog Connected to a 6810 Ohm 0.5% resistor to gound and a 10 pF capacitor to ground.
VBG
USB bandgap
Analog
13
32015ES-AVR32-01/08
AT32AP7001
5. Power Considerations
5.1 Power Supplies
The AT32AP7001 has several types of power supply pins: * * * * *
VDDCORE pins: Power the core, memories, and peripherals. Voltage is 1.8V nominal. VDDIO pins: Power I/O lines. Voltage is 3.3V nominal. VDDPLL pin: Powers the PLL. Voltage is 1.8V nominal. VDDUSB pin: Powers the USB. Voltage is 1.8V nominal. VDDOSC pin: Powers the oscillators. Voltage is 1.8V nominal.
The ground pins GND are common to VDDCORE and VDDIO. The ground pin for VDDPLL is GNDPLL, and the GND pin for VDDOSC is GNDOSC. See "Electrical Characteristics" on page 928 for power consumption on the various supply pins.
5.2
Power Supply Connections
Special considerations should be made when connecting the power and ground pins on a PCB. Figure 5-1 shows how this should be done. Figure 5-1. Connecting analog power supplies
C54 0.10u
AVDDUSB AVDDPLL AVDDOSC AGNDUSB AGNDPLL AGNDOSC
C56 0.10u C55 0.10u
3.3uH
VDDCORE
VCC_1V8
14
32015ES-AVR32-01/08
AT32AP7001
6. I/O Line Considerations
6.1 JTAG pins
The TMS, TDI and TCK pins have pull-up resistors. TDO is an output, driven at up to VDDIO, and have no pull-up resistor. The TRST_N pin is used to initialize the embedded JTAG TAP Controller when asserted at a low level. It is a schmitt input and integrates permanent pull-up resistor to VDDIO, so that it can be left unconnected for normal operations.
6.2
WAKE_N pin
The WAKE_N pin is a schmitt trigger input integrating a permanent pull-up resistor to VDDIO.
6.3
RESET_N pin
The RESET_N pin is a schmitt input and integrates a permanent pull-up resistor to VDDIO. As the product integrates a power-on reset cell, the RESET_N pin can be left unconnected in case no reset from the system needs to be applied to the product.
6.4
EVTI_N pin
The EVTI_N pin is a schmitt input and integrates a non-programmable pull-up resistor to VDDIO.
6.5
TWI pins
When these pins are used for TWI, the pins are open-drain outputs with slew-rate limitation and inputs with inputs with spike-filtering. When used as GPIO-pins or used for other peripherals, the pins have the same characteristics as PIO pins.
6.6
PIO pins
All the I/O lines integrate a programmable pull-up resistor. Programming of this pull-up resistor is performed independently for each I/O line through the PIO Controllers. After reset, I/O lines default as inputs with pull-up resistors enabled, except when indicated otherwise in the column "Reset State" of the PIO Controller multiplexing tables.
15
32015ES-AVR32-01/08
AT32AP7001
7. Memories
7.1 Embedded Memories
* 32 Kbyte SRAM
- Implemented as two 16Kbyte blocks - Single cycle access at full bus speed
7.2
Physical Memory Map
The system bus is implemented as an HSB bus matrix. All system bus addresses are fixed, and they are never remapped in any way, not even in boot. Note that AT32AP7001 by default uses segment translation, as described in the AVR32 Architecture Manual. The 32 bit physical address space is mapped as follows: Table 7-1.
Start Address 0x0000_0000 0x0400_0000 0x0800_0000 0x0C00_0000 0x1000_0000 0x2000_0000 0x2400_0000 0x2400_4000 0xFF20_0000 0xFF30_0000 0xFFE0_0000 0xFFF0_0000
AT32AP7001 Physical Memory Map
Size 64 Mbyte 64 Mbyte 64 Mbyte 64 Mbyte 256 Mbyte 64 Mbyte 16 Kbyte 16 Kbyte 1 KByte 1 MByte 1 MByte 1 MByte Device EBI SRAM CS0 EBI SRAM CS4 EBI SRAM CS2 EBI SRAM CS3 EBI SRAM/SDRAM CS1 EBI SRAM CS5 Internal SRAM 0 Internal SRAM1 DMACA configuration USBA Data PBA PBB
Accesses to unused areas returns an error result to the master requesting such an access. The bus matrix has the several masters and slaves. Each master has its own bus and its own decoder, thus allowing a different memory mapping per master. The master number in the table below can be used to index the HMATRIX control registers. For example, MCFG2 is associated with the HSB-HSB bridge.
16
32015ES-AVR32-01/08
AT32AP7001
Table 7-2.
Master 0 Master 1 Master 2 Master 3 Master 4 Master 8 Master 9
HSB masters
CPU Dcache CPU Icache HSB-HSB Bridge ISI DMA USBA DMA DMAC Master Interface 0 DMAC Master Interface 1
Each slave has its own arbiter, thus allowing a different arbitration per slave. The slave number in the table below can be used to index the HMATRIX control registers. For example, SCFG3 is associated with PBB. Table 7-3.
Slave 0 Slave 1 Slave 2 Slave 3 Slave 4 Slave 5 Slave 7
HSB slaves
Internal SRAM 0 Internal SRAM1 PBA PBB EBI USBA data DMACA configuration
17
32015ES-AVR32-01/08
AT32AP7001
8. Peripherals
8.1 Peripheral address map
Peripheral Address Mapping
Address Peripheral Name Bus
Table 8-1.
0xFF200000
DMACA
DMA Controller Slave Interface- DMACA
HSB
0xFF300000
USBA
USB Slave Interface - USBA
HSB
0xFFE00000
SPI0
Serial Peripheral Interface - SPI0
PB A
0xFFE00400
SPI1
Serial Peripheral Interface - SPI1
PB A
0xFFE00800
TWI
Two-wire Interface - TWI Universal Synchronous Asynchronous Receiver Transmitter - USART0 Universal Synchronous Asynchronous Receiver Transmitter - USART1 Universal Synchronous Asynchronous Receiver Transmitter - USART2 Universal Synchronous Asynchronous Receiver Transmitter - USART3 Synchronous Serial Controller - SSC0
PB A
0xFFE00C00
USART0
PB A
0xFFE01000
USART1
PB A
0xFFE01400
USART2
PB A
0xFFE01800
USART3
PB A
0xFFE01C00
SSC0
PB A
0xFFE02000
SSC1
Synchronous Serial Controller - SSC1
PB A
0xFFE02400
SSC2
Synchronous Serial Controller - SSC2
PB A
0xFFE02800
PIOA
Parallel Input/Output 2 - PIOA
PB A
0xFFE02C00
PIOB
Parallel Input/Output 2 - PIOB
PB A
0xFFE03000
PIOC
Parallel Input/Output 2 - PIOC
PB A
0xFFE03400
PIOD
Parallel Input/Output 2 - PIOD
PB A
0xFFE03800
PIOE
Parallel Input/Output 2 - PIOE
PB A
18
32015ES-AVR32-01/08
AT32AP7001
Table 8-1. Peripheral Address Mapping (Continued)
Address Peripheral Name Bus
0xFFE03C00
PSIF
PS2 Interface - PSIF
PB A
0xFFF00000
PM
Power Manager - PM
PB B
0xFFF00080
RTC
Real Time Counter- RTC
PB B
0xFFF000B0
WDT
WatchDog Timer- WDT
PB B
0xFFF00100
EIC
External Interrupt Controller - EIC
PB B
0xFFF00400
INTC
Interrupt Controller - INTC
PB B
0xFFF00800
HMATRIX
HSB Matrix - HMATRIX
PB B
0xFFF00C00
TC0
Timer/Counter - TC0
PB B
0xFFF01000
TC1
Timer/Counter - TC1
PB B
0xFFF01400
PWM
Pulse Width Modulation Controller - PWM
PB B
0xFFF02000
ABDAC
Audio Bitstream DAC - ABDAC
PB B
0xFFF02400
MCI
MultiMedia Card Interface - MCI
PB B
0xFFF02800
AC97C
AC97 Controller - AC97C
PB B
0xFFF02C00
ISI
Image Sensor Interface - ISI
PB B
0xFFF03000
USBA
USB Configuration Interface - USBA
PB B
0xFFF03400
SMC
Static Memory Controller - SMC
PB B
0xFFF03800
SDRAMC
SDRAM Controller - SDRAMC
PB B
0xFFF03C00
ECC
Error Correcting Code Controller - ECC
PB B
19
32015ES-AVR32-01/08
AT32AP7001
8.2 Interrupt Request Signal Map
The various modules may output interrupt request signals. These signals are routed to the Interrupt Controller (INTC). The Interrupt Controller supports up to 64 groups of interrupt requests. Each group can have up to 32 interrupt request signals. All interrupt signals in the same group share the same autovector address and priority level. Refer to the documentation for the individual submodules for a description of the semantic of the different interrupt requests. The interrupt request signals in AT32AP7001 are connected to the INTC as follows: Table 8-2.
Group 0
Interrupt Request Signal Map
Line 0 1 Signal COUNT-COMPARE match Performance Counter Overflow DMACA BLOCK DMACA DSTT DMACA ERR DMACA SRCT DMACA TFR SPI 0 SPI 1 TWI USART0 USART1 USART2 USART3 SSC0 SSC1 SSC2 PIOA PIOB PIOC PIOD PIOE PSIF EIC0 EIC1 EIC2 EIC3 PM RTC
2
0 1 2 3 4
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 3
20 21
0 0
20
32015ES-AVR32-01/08
AT32AP7001
Table 8-2.
Group 22
Interrupt Request Signal Map
Line 0 1 2 Signal TC00 TC01 TC02 TC10 TC11 TC12 PWM ABDAC MCI AC97C ISI USBA EBI
23
0 1 2
24 27 28 29 30 31 32
0 0 0 0 0 0 0
8.3
DMACA Handshake Interface Map
The following table details the hardware handshake map between the DMACA and the peripherals attached to it: : Table 8-3.
Request MCI RX MCI TX ABDAC TX AC97C CHANNEL A RX AC97C CHANNEL A TX AC97C CHANNEL B RX AC97C CHANNEL B TX EXTERNAL DMA REQUEST 0 EXTERNAL DMA REQUEST 1 EXTERNAL DMA REQUEST 2 EXTERNAL DMA REQUEST 3
Hardware Handshaking Connection
Hardware Handshaking Interface 0 1 2 3 4 5 6 7 8 9 10
21
32015ES-AVR32-01/08
AT32AP7001
8.4
8.4.1
Clock Connections
Timer/Counters Each Timer/Counter channel can independently select an internal or external clock source for its counter: Table 8-4. Timer/Counter clock connections
Source Internal Name TIMER_CLOCK1 TIMER_CLOCK2 TIMER_CLOCK3 TIMER_CLOCK4 TIMER_CLOCK5 External XC0 XC1 XC2 1 Internal TIMER_CLOCK1 TIMER_CLOCK2 TIMER_CLOCK3 TIMER_CLOCK4 TIMER_CLOCK5 External XC0 XC1 XC2 clk_osc32 clk_pbb / 4 clk_pbb / 8 clk_pbb / 16 clk_pbb / 32 See Section 8.7 Connection clk_osc32 clk_pbb / 4 clk_pbb / 8 clk_pbb / 16 clk_pbb / 32 See Section 8.7
Timer/Counter 0
8.4.2
USARTs Each USART can be connected to an internally divided clock: Table 8-5.
USART 0 1 2 3
USART clock connections
Source Internal Name CLK_DIV Connection clk_pba / 8
22
32015ES-AVR32-01/08
AT32AP7001
8.4.3 SPIs Each SPI can be connected to an internally divided clock: Table 8-6.
SPI 0 1
SPI clock connections
Source Internal Name CLK_DIV Connection clk_pba / 32
8.4.4
USBA OSC1 is connected to the USB HS Phy and must be 12 MHz when using the USBA.
8.5
External Interrupt Pin Mapping
External interrupt requests are connected to the following pins:: Table 8-7.
Source NMI_N EXTINT0 EXTINT1 EXTINT2 EXTINT3
External Interrupt Pin Mapping
Connection PB24 PB25 PB26 PB27 PB28
8.6
Nexus OCD AUX port connections
If the OCD trace system is enabled, the trace system will take control over a number of pins, irrespectively of the PIO configuration. Two different OCD trace pin mappings are possible, depending on the configuration of the OCD AXS register. For details, see the AVR32 AP Technical Reference Manual. Table 8-8.
Pin EVTI_N MDO[5] MDO[4] MDO[3] MDO[2] MDO[1] MDO[0] EVTO_N MCKO MSEO[1] MSEO[0]
Nexus OCD AUX port connections
AXS=0 EVTI_N PB09 PB08 PB07 PB06 PB05 PB04 PB03 PB02 PB01 PB00 AXS=1 EVTI_N PC18 PC14 PC12 PC11 PC06 PC05 PB28 PC02 PC01 PC00
23
32015ES-AVR32-01/08
AT32AP7001
8.7 Peripheral Multiplexing on IO lines
The AT32AP7001 features five PIO controllers, PIOA to PIOE, that multiplex the I/O lines of the peripheral set. Each PIO Controller controls up to thirty-two lines. Each line can be assigned to one of two peripheral functions, A or B. The tables in the following pages define how the I/O lines of the peripherals A and B are multiplexed on the PIO Controllers. Note that some output only peripheral functions might be duplicated within the tables. 8.7.1 PIO Controller A Multiplexing Table 8-9.
QFP208
27 28 29 30 31 32 175 176 35 38 39 40 41 42 43 44 45 46 47 48 49 50 51 54 55 72 73 74 75
PIO Controller A Multiplexing
I/O Line
PA00 PA01 PA02 PA03 PA04 PA05 PA06 PA07 PA08 PA09 PA10 PA11 PA12 PA13 PA14 PA15 PA16 PA17 PA18 PA19 PA20 PA21 PA22 PA23 PA24 PA25 PA26 PA27 PA28
Peripheral A
SPI0 - MISO SPI0 - MOSI SPI0 - SCK SPI0 - NPCS[0] SPI0 - NPCS[1] SPI0 - NPCS[2] TWI - SDA TWI - SCL PSIF - CLOCK PSIF - DATA MCI - CLK MCI - CMD MCI - DATA[0] MCI - DATA[1] MCI - DATA[2] MCI - DATA[3] USART1 - CLK USART1 - RXD USART1 - TXD USART1 - RTS USART1 - CTS SSC0 - RX_FRAME_SYNC SSC0 - RX_CLOCK SSC0 - TX_CLOCK SSC0 - TX_FRAME_SYNC SSC0 - TX_DATA SSC0 - RX_DATA SPI1 - NPCS[3] PWM - PWM[0]
Peripheral B
SSC1 - RX_FRAME_SYNC SSC1 - TX_FRAME_SYNC SSC1 - TX_CLOCK SSC1 - RX_CLOCK SSC1 - TX_DATA SSC1 - RX_DATA USART0 - RTS USART0 - CTS USART0 - RXD USART0 - TXD USART0 - CLK TC0 - CLK0 TC0 - A0 TC0 - A1 TC0 - A2 TC0 - B0 TC0 - B1 TC0 - B2 TC0 - CLK2 TC0 - CLK1 SPI0 - NPCS[3] PWM - PWM[2] PWM - PWM[3] TC1 - A0 TC1 - A1 TC1 - B0 TC1 - B1 TC1 - CLK0 TC1 - A2
24
32015ES-AVR32-01/08
AT32AP7001
Table 8-9.
76 77 78
PIO Controller A Multiplexing
PA29 PA30 PA31 PWM - PWM[1] PM - GCLK[0] PM - GCLK[1] TC1 - B2 TC1 - CLK1 TC1 - CLK2
8.7.2
PIO Controller B Multiplexing
Table 8-10.
QFP208
144 145 146 147 148 149 150 151 152 153 158 159 160 161 162 163 164 165 166 167 168 169 170 171 33 34 80 81 82 100 101
PIO Controller B Multiplexing
I/O Line
PB00 PB01 PB02 PB03 PB04 PB05 PB06 PB07 PB08 PB09 PB10 PB11 PB12 PB13 PB14 PB15 PB16 PB17 PB18 PB19 PB20 PB21 PB22 PB23 PB24 PB25 PB26 PB27 PB28 PB29 PB30
Peripheral A
ISI - DATA[0] ISI - DATA[1] ISI - DATA[2] ISI - DATA[3] ISI - DATA[4] ISI - DATA[5] ISI - DATA[6] ISI - DATA[7] ISI - HSYNC ISI - VSYNC ISI - PCLK PSIF - CLOCK[1] PSIF - DATA[1] SSC2 - TX_DATA SSC2 - RX_DATA SSC2 - TX_CLOCK SSC2 - TX_FRAME_SYNC SSC2 - RX_FRAME_SYNC SSC2 - RX_CLOCK PM - GCLK[2] ABDAC - DATA[1] ABDAC - DATA[0] ABDAC - DATAN[1] ABDAC - DATAN[0] NMI_N EXTINT0 EXTINT1 EXTINT2 EXTINT3 PM - GCLK[3] PM - GCLK[4]
Peripheral B
SPI1 - MISO SPI1 - MOSI SPI1 - NPCS[0] SPI1 - NPCS[1] SPI1 - NPCS[2] SPI1 - SCK MCI - CMD[1] MCI - DATA[4] MCI - DATA[5] MCI - DATA[6] MCI - DATA[7] ISI - DATA[8] ISI - DATA[9] ISI - DATA[10] ISI - DATA[11] USART3 - CTS USART3 - RTS USART3 - TXD USART3 - RXD USART3 - CLK AC97C - SDO AC97C - SYNC AC97C - SCLK AC97C - SDI DMACA - DMARQ[0] DMACA - DMARQ[1] USART2 - RXD USART2 - TXD USART2 - CLK USART2 - CTS USART2 - RTS
25
32015ES-AVR32-01/08
AT32AP7001
26
32015ES-AVR32-01/08
AT32AP7001
8.7.3 PIO Controller E Multiplexing
Table 8-11.
QFP208
190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 2 3 93 92 91 90 89 88 87
PIO Controller E Multiplexing
I/O Line
PE00 PE01 PE02 PE03 PE04 PE05 PE06 PE07 PE08 PE09 PE10 PE11 PE12 PE13 PE14 PE15 PE16 PE17 PE18 PE19 PE20 PE21 PE22 PE23 PE24 PE25
Peripheral A
EBI - DATA[16] EBI - DATA[17] EBI - DATA[18] EBI - DATA[19] EBI - DATA[20] EBI - DATA[21] EBI - DATA[22] EBI - DATA[23] EBI - DATA[24] EBI - DATA[25] EBI - DATA[26] EBI - DATA[27] EBI - DATA[28] EBI - DATA[29] EBI - DATA[30] EBI - DATA[31] EBI - ADDR[23] EBI - ADDR[24] EBI - ADDR[25] EBI - CFCE1 EBI - CFCE2 EBI - NCS[4] EBI - NCS[5] EBI - CFRNW EBI - NWAIT EBI - NCS[2]
Peripheral B
27
32015ES-AVR32-01/08
AT32AP7001
8.7.4
IO Pins Without Multiplexing Many of the external EBI pins are not controlled by the PIO modules, but directly driven by the EBI. These pins have programmable pullup resistors. These resistors are controlled by Special Function Register 4 (SFR4) in the HMATRIX. The pullup on the lines multiplexed with PIO is controlled by the appropriate PIO control register. This SFR can also control CompactFlash, SmartMedia or NandFlash Support, see the EBI chapter for details
8.7.4.1 Name:
HMatrix SFR4 EBI Control Register HMATRIX_SFR4 Read/Write
30 - 22 - 14 - 6 - 29 - 21 - 13 - 5 EBI_CS5A 28 - 20 - 12 - 4 EBI_CS4A 27 - 19 - 11 - 3 EBI_CS3A 26 - 18 - 10 - 2 - 25 - 17 - 9 - 1 EBI_CS1A 24 - 16 - 8 EBI_DBPUC 0 -
Access Type:
31 - 23 - 15 - 7 -
* CS1A: Chip Select 1 Assignment 0 = Chip Select 1 is assigned to the Static Memory Controller. 1 = Chip Select 1 is assigned to the SDRAM Controller. * CS3A: Chip Select 3 Assignment 0 = Chip Select 3 is only assigned to the Static Memory Controller and NCS3 behaves as defined by the SMC. 1 = Chip Select 3 is assigned to the Static Memory Controller and the NAND Flash/SmartMedia Logic is activated. * CS4A: Chip Select 4 Assignment 0 = Chip Select 4 is assigned to the Static Memory Controller and NCS4, NCS5 and NCS6 behave as defined by the SMC. 1 = Chip Select 4 is assigned to the Static Memory Controller and the CompactFlash Logic is activated. * CS5A: Chip Select 5 Assignment 0 = Chip Select 5 is assigned to the Static Memory Controller and NCS4, NCS5 and NCS6 behave as defined by the SMC. 1 = Chip Select 5 is assigned to the Static Memory Controller and the CompactFlash Logic is activated.
28
32015ES-AVR32-01/08
AT32AP7001
Accessing the address space reserved to NCS5 and NCS6 may lead to an unpredictable outcome. * EBI_DBPUC: EBI Data Bus Pull-up Control 0: EBI D[15:0] are internally pulled up to the VDDIO power supply.
The pull-up resistors are
enabled after reset.
1: EBI D[15:0] are not internally pulled up. Table 8-12.
I/O Line
PX00 PX01 PX02 PX03 PX04 PX05 PX06 PX07 PX08 PX09 PX10 PX11 PX12 PX13 PX14 PX15 PX16 PX17 PX18 PX19 PX20 PX21 PX22 PX23 PX24 PX25 PX26 PX27 PX28 PX29 PX30 PX31
IO Pins without multiplexing
Function
EBI - DATA[0] EBI - DATA[1] EBI - DATA[2] EBI - DATA[3] EBI - DATA[4] EBI - DATA[5] EBI - DATA[6] EBI - DATA[7] EBI - DATA[8] EBI - DATA[9] EBI - DATA[10] EBI - DATA[11] EBI - DATA[12] EBI - DATA[13] EBI - DATA[14] EBI - DATA[15] EBI - ADDR[0] EBI - ADDR[1] EBI - ADDR[2] EBI - ADDR[3] EBI - ADDR[4] EBI - ADDR[5] EBI - ADDR[6] EBI - ADDR[7] EBI - ADDR[8] EBI - ADDR[9] EBI - ADDR[10] EBI - ADDR[11] EBI - ADDR[12] EBI - ADDR[13] EBI - ADDR[14] EBI - ADDR[15]
29
32015ES-AVR32-01/08
AT32AP7001
Table 8-12.
PX32 PX33 PX34 PX35 PX36 PX37 PX38 PX39 PX40 PX41 PX42 PX43 PX44 PX45 PX46 PX47 PX48 PX49 PX50 PX51 PX52 PX53
IO Pins without multiplexing (Continued)
EBI - ADDR[16] EBI - ADDR[17] EBI - ADDR[18] EBI - ADDR[19] EBI - ADDR[20] EBI - ADDR[21] EBI - ADDR[22] EBI - NCS[0] EBI - NCS[1] EBI - NCS[3] EBI - NRD EBI - NWE0 EBI - NWE1 EBI - NWE3 EBI - SDCK EBI - SDCKE EBI - RAS EBI - CAS EBI - SDWE EBI - SDA10 EBI - NANDOE EBI - NANDWE
30
32015ES-AVR32-01/08
AT32AP7001
8.8
8.8.1
Peripheral overview
External Bus Interface * Optimized for Application Memory Space support * Integrates Three External Memory Controllers:
- Static Memory Controller - SDRAM Controller - ECC Controller * Additional Logic for NAND Flash/SmartMediaTM and CompactFlashTM Support - SmartMedia support: 8-bit as well as 16-bit devices are supported - CompactFlash support: all modes (Attribute Memory, Common Memory, I/O, True IDE) are supported but the signals _IOIS16 (I/O and True IDE modes) and _ATA SEL (True IDE mode) are not handled. * Optimized External Bus: - 16- or 32-bit Data Bus - Up to 26-bit Address Bus, Up to 64-Mbytes Addressable - Optimized pin multiplexing to reduce latencies on External Memories * Up to 6 Chip Selects, Configurable Assignment: - Static Memory Controller on NCS0 - SDRAM Controller or Static Memory Controller on NCS1 - Static Memory Controller on NCS2 - Static Memory Controller on NCS3, Optional NAND Flash/SmartMediaTM Support - Static Memory Controller on NCS4 - NCS5, Optional CompactFlashTM Support
8.8.2
Static Memory Controller * 6 Chip Selects Available * 64-Mbyte Address Space per Chip Select * 8-, 16- or 32-bit Data Bus * Word, Halfword, Byte Transfers * Byte Write or Byte Select Lines * Programmable Setup, Pulse And Hold Time for Read Signals per Chip Select * Programmable Setup, Pulse And Hold Time for Write Signals per Chip Select * Programmable Data Float Time per Chip Select * Compliant with LCD Module * External Wait Request * Automatic Switch to Slow Clock Mode * Asynchronous Read in Page Mode Supported: Page Size Ranges from 4 to 32 Bytes SDRAM Controller * Numerous Configurations Supported
- 2K, 4K, 8K Row Address Memory Parts - SDRAM with Two or Four Internal Banks - SDRAM with 16- or 32-bit Data Path * Programming Facilities - Word, Half-word, Byte Access - Automatic Page Break When Memory Boundary Has Been Reached - Multibank Ping-pong Access - Timing Parameters Specified by Software - Automatic Refresh Operation, Refresh Rate is Programmable
8.8.3
31
32015ES-AVR32-01/08
AT32AP7001
* Energy-saving Capabilities
- Self-refresh, Power-down and Deep Power Modes Supported - Supports Mobile SDRAM Devices Error Detection - Refresh Error Interrupt SDRAM Power-up Initialization by Software CAS Latency of 1, 2, 3 Supported Auto Precharge Command Not Used
*
8.8.4
* * * Error Corrected Code Controller
* Hardware Error Corrected Code (ECC) Generation
- Detection and Correction by Software
* Supports NAND Flash and SmartMediaTM Devices with 8- or 16-bit Data Path. * Supports NAND Flash/SmartMedia with Page Sizes of 528, 1056, 2112 and 4224 Bytes, Specified
by Software
8.8.5
Serial Peripheral Interface * Supports communication with serial external devices
- Four chip selects with external decoder support allow communication with up to 15 peripherals - Serial memories, such as DataFlashTM and 3-wire EEPROMs - Serial peripherals, such as ADCs, DACs, CAN Controllers and Sensors - External co-processors * Master or slave serial peripheral bus interface - 8- to 16-bit programmable data length per chip select - Programmable phase and polarity per chip select - Programmable transfer delays between consecutive transfers and between clock and data per chip select - Programmable delay between consecutive transfers - Selectable mode fault detection * Very fast transfers supported - Transfers with baud rates up to MCK - The chip select line may be left active to speed up transfers on the same device
8.8.6
Two-wire Interface * Compatibility with standard two-wire serial memory * One, two or three bytes for slave address * Sequential read/write operations
32
32015ES-AVR32-01/08
AT32AP7001
8.8.7 USART * Programmable Baud Rate Generator * 5- to 9-bit full-duplex synchronous or asynchronous serial communications
- 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode - Parity generation and error detection - Framing error detection, overrun error detection - MSB- or LSB-first - Optional break generation and detection - By 8 or by-16 over-sampling receiver frequency - Hardware handshaking RTS-CTS - Receiver time-out and transmitter timeguard - Optional Multi-drop Mode with address generation and detection - Optional Manchester Encoding RS485 with driver control signal ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards - NACK handling, error counter with repetition and iteration limit IrDA modulation and demodulation - Communication at up to 115.2 Kbps Test Modes 46 - Remote Loopback, Local Loopback, Automatic Echo
* * * * 8.8.8
Serial Synchronous Controller * Provides serial synchronous communication links used in audio and telecom applications (with
CODECs in Master or Slave Modes, I2S, TDM Buses, Magnetic Card Reader, etc.)
* Contains an independent receiver and transmitter and a common clock divider * Offers a configurable frame sync and data length * Receiver and transmitter can be programmed to start automatically or on detection of different
event on the frame sync signal
8.8.9
* Receiver and transmitter include a data signal, a clock signal and a frame synchronization signal AC97 Controller * Compatible with AC97 Component Specification V2.2 * Capable to Interface with a Single Analog Front end * Three independent RX Channels and three independent TX Channels
- One RX and one TX channel dedicated to the AC97 Analog Front end control - One RX and one TX channel for data transfers, connected to the DMACA - One RX and one TX channel for data transfers, connected to the DMACA * Time Slot Assigner allowing to assign up to 12 time slots to a channel * Channels support mono or stereo up to 20 bit sample length - Variable sampling rate AC97 Codec Interface (48KHz and below)
33
32015ES-AVR32-01/08
AT32AP7001
8.8.10 Audio Bitstream DAC * Digital Stereo DAC * Oversampled D/A conversion architecture
- Oversampling ratio fixed 128x - FIR equalization filter - Digital interpolation filter: Comb4 - 3rd Order Sigma-Delta D/A converters * Digital bitstream outputs * Parallel interface * Connected to DMA Controller for background transfer without CPU intervention
8.8.11
Timer Counter * Three 16-bit Timer Counter Channels * Wide range of functions including:
- Frequency Measurement - Event Counting - Interval Measurement - Pulse Generation - Delay Timing - Pulse Width Modulation - Up/down Capabilities * Each channel is user-configurable and contains: - Three external clock inputs - Five internal clock inputs - Two multi-purpose input/output signals * Two global registers that act on all three TC Channels
8.8.12
Pulse Width Modulation Controller * 4 channels, one 16-bit counter per channel * Common clock generator, providing Thirteen Different Clocks
- A Modulo n counter providing eleven clocks - Two independent Linear Dividers working on modulo n counter outputs * Independent channel programming - Independent Enable Disable Commands - Independent Clock - Independent Period and Duty Cycle, with Double Bufferization - Programmable selection of the output waveform polarity - Programmable center or left aligned output waveform
34
32015ES-AVR32-01/08
AT32AP7001
8.8.13 MultiMedia Card Interface * * * * * * *
2 double-channel MultiMedia Card Interface, allowing concurrent transfers with 2 cards Compatibility with MultiMedia Card Specification Version 2.2 Compatibility with SD Memory Card Specification Version 1.0 Compatibility with SDIO Specification Version V1.0. Cards clock rate up to Master Clock divided by 2 Embedded power management to slow down clock rate when not used Each MCI has two slot, each supporting - One slot for one MultiMediaCard bus (up to 30 cards) or - One SD Memory Card * Support for stream, block and multi-block data read and write
8.8.14
PS/2 Interface * * * * *
Peripheral Bus slave PS/2 Host Receive and transmit capability Parity generation and error detection Overrun error detection
8.8.15
USB Interface * * * * * * * *
Supports Hi (480Mbps) and Full (12Mbps) speed communication Compatible with the USB 2.0 specification UTMI Compliant 7 Endpoints Embedded Dual-port RAM for Endpoints Suspend/Resume Logic (Command of UTMI) Up to Three Memory Banks for Endpoints (Not for Control Endpoint) 4 KBytes of DPRAM
8.8.16
* Image Sensor Interface * * * * * * *
ITU-R BT. 601/656 8-bit mode external interface support Support for ITU-R BT.656-4 SAV and EAV synchronization Vertical and horizontal resolutions up to 2048 x 2048 Preview Path up to 640*480 Support for packed data formatting for YCbCr 4:2:2 formats Preview scaler to generate smaller size image 50 Programmable frame capture rate
35
32015ES-AVR32-01/08
AT32AP7001
9. Boot Sequence
This chapter summarizes the boot sequence of the AT32AP7001. The behaviour after power-up is controlled by the Power Manager.
9.1
Starting of clocks
After power-up, the device will be held in a reset state by the Power-On Reset (POR) circuitry until the voltage has reached the power-on reset rising threshold value (see Electrical Characteristics for details). This ensures that all critical parts of the device are properly reset. Once the power-on reset is complete, the device will use the XIN0 pin as clock source. XIN0 can be connected either to an external clock, or a crystal. The OSCEN_N pin is connected either to VDD or GND to inform the Power Manager on how the XIN0 pin is connected. If XIN0 receives a signal from a crystal, dedicated circuitry in the Power Manager keeps the part in a reset state until the oscillator connected to XIN0 has settled. If XIN0 receives an external clock, no such settling delay is applied. On system start-up, the PLLs are disabled. All clocks to all modules are running. No clocks have a divided frequency, all parts of the system recieves a clock with the same frequency as the XIN0 clock. Note that the power-on reset will release reset at a lower voltage threshold than the minimum specified operating voltage. If the voltage is not guaranteed to be stable by the time the device starts executing, an external brown-out reset circuit should be used.
9.2
Fetching of initial instructions
After reset has been released, the AVR32AP CPU starts fetching instructions from the reset address, which is 0xA000_0000. This address lies in the P2 segment, which is non-translated, non-cacheable, and permanently mapped to the physical address range 0x0000_0000 to 0x2000_0000. This means that the instruction being fetched from virtual address 0xA000_0000 is being fetched from physical address 0x0000_0000. Physical address 0x0000_0000 is mapped to EBI SRAM CS0. This is the external memory the device boots from. The code read from the SRAM CS0 memory is free to configure the system to use for example the PLLs, to divide the frequency of the clock routed to some of the peripherals, and to gate the clocks to unused peripherals.
36
32015ES-AVR32-01/08
AT32AP7001
10. Ordering Information
Figure 10-1. Ordering Information
Ordering Code AT32AP7001-ALUT Package QFP208 Package Type Green Packing Tray Temperature Operating Range Industrial (-40C to 85C)
37
32015ES-AVR32-01/08
AT32AP7001
11. Errata
11.1
Rev. C
1. SPI FDIV option does not work Selecting clock signal using FDIV = 1 does not work as specified. Fix/Workaround Do not set FDIV = 1. 2. SPI Chip Select 0 BITS field overrides other Chip Selects The BITS field for Chip Select 0 overrides BITS fields for other Chip selects. Fix/Workaround Update Chip Select 0 BITS field to the relevant settings before transmitting with Chip Selects other than 0. 3. SPI LASTXFER may be overwritten When Peripheral Select (PS) = 0, the LASTXFER-bit in the Transmit Data Register (TDR) should be internally discared. This fails and may cause problems during DMA transfers. Transmitting data using the PDC when PS=0, the size of the transferred data is 8- or 16-bits. The upper 16 bits of the TDR will be written to a random value. If Chip Select Active After Transfer (CSAAT) = 1, the behavior of the Chip Select will be unpredictable. Fix/Workaround - Do not use CSAAT = 1 if PS = 0 - Use GPIO to control Chip Select lines - Select PS=1 and store data for PCS and LASTXFER for each data in transmit buffer. 4. SPI LASTXFER overrides Chip Select The LASTXFER bit overrides Chip Select input when PS = 0 and CSAAT is used. Fix/Workaround - Do not use the CSAAT - Use GPIO as Chip Select input - Select PS = 1. Transfer 32-bit with correct LASTXFER settings. 5. MMC data write operation with less than 12 bytes is impossible. MCI data write operation with less than 12 bytes is impossible. The Data Write operation with a number of bytes less than 12 leaves the internal MCI FIFO in an inconsistent state. Subsequent reads and writes will not function properly. Fix/Workaround Always transfer 12 or more bytes at a time. If less than 12 bytes are transferred, the only recovery mechanism is to perform a software reset of the MCI.
38
32015ES-AVR32-01/08
AT32AP7001
6. MMC SDIO interrupt only works for slot A If 1-bit data bus width and on other slots than slot A, the SDIO interrupt can not be captured. Fix/Workaround Use slot A. 7. PSIF TXEN/RXEN may disable the transmitter/receiver Writing a '0' to RXEN will disable the receiver. Writing '0' to TXEN will disable the transmitter. Fix/Workaround When accessing the PS/2 Control Register always write '1' to RXEN to keep the receiver enabled, and write '1' to TXEN to keep the transmitter enabled. 8. PSIF TXRDY interrupt corrupts transfers When writing to the Transmit Holding Register (THR), the data will be transferred to the data shift register immediately, regardless of the state of the data shift register. If a transfer is ongoing, it will be interrupted and a new transfer will be started with the new data written to THR. Fix/Workaround Use the TXEMPTY-interrupt instead of the TXRDY-interrupt to update the THR. This ensures that a transfer is completed. 9. PWMcounter restarts at 0x0001 The PWM counter restarts at 0x0001 and not 0x0000 as specified. Because of this the first PWM period has one more clock cycle. Fix/Workaround - The first period is 0x0000, 0x0001, ..., period - Consecutive periods are 0x0001, 0x0002, ..., period 10. PWM channel interrupt enabling triggers an interrupt When enabling a PWM channel that is configured with center aligned period (CALG=1), an interrupt is signalled. Fix/Workaround When using center aligned mode, enable the channel and read the status before channel interrupt is enabled. 11. PWM update period to a 0 value does not work It is impossible to update a period equal to 0 by the using the PWM update register (PWM_CUPD). Fix/Workaround Do not update the PWM_CUPD register with a value equal to 0. 12. PWM channel status may be wrong if disabled before a period has elapsed Before a PWM period has elapsed, the read channel status may be wrong. The CHIDx-bit for a PWM channel in the PWM Enable Register will read '1' for one full PWM period even if the channel was disabled before the period elapsed. It will then read '0' as expected.
39
32015ES-AVR32-01/08
AT32AP7001
Fix/Workaround Reading the PWM channel status of a disabled channel is only correct after a PWM period 13. TWI transfer error without ACK If the TWI does not receive an ACK from a slave during the address+R/W phase, no bits in the status register will be set to indicate this. Hence, the transfer will never complete. Fix/Workaround To prevent errors due to missing ACK, the software should use a timeout mechanism to terminate the transfer if this happens. 14. SSC can not transmit or receive data The SSC can not transmit or receive data when CKS = CKDIV and CKO = none in TCMR or RCMR respectively. Fix/Workaround Set CKO to a value that is not "None" and enable the PIO with output driver disabled on the TK/RK pin. 15. USART - RXBREAK flag is not correctly handled The FRAME_ERROR is set instead of the RXBREAK when the break character is located just after the STOP BIT(S) in ASYNCHRONOUS mode. Fix/Workaround The transmitting UART must set timeguard greater than 0. 16. USART - Manchester encoding/decoding is not working. Manchester encoding/decoding is not working. Fix/Workaround Do not use manchester encoding. 17. SPI - Disabling SPI has no effect on TDRE flag. Disabling SPI has no effect on TDRE whereas the write data command is filtered when SPI is disabled. This means that as soon as the SPI is disabled it becomes impossible to reset the TDRE flag by writing in the SPI_TDR. So if the SPI is disabled during a PDC transfer, the PDC will continue to write data in the SPI_TDR (as TDRE keeps High) till its buffer is empty, and all data written after the disable command is lost. Fix/Workaround Disable PDC, 2 NOP (minimum), Disable SPI. When you want to continue the transfer: Enable SPI, Enable PDC. 18. SPI disable does not work in SLAVE mode. SPI disable does not work in SLAVE mode. Fix/Workaround Read the last received data, then perform a Software Reset. 19. SCC - First Data transmitted after reset is not DATDEF. In the first frame transmitted, the first transmitted data that follows the frame synchro is 0, not DATDEF. This happens when:
40
32015ES-AVR32-01/08
AT32AP7001
1. PDC is disabled 2. Reset the SSC 3. Configure the SSC with a transmit START condition different from CONTINUOUS (START = 0) 4. DATDEF = 1 5. Enable the SSC in transmission. This trouble only appears after a reset and it is only the first frame is affected. Fix/Workaround Use the PDC to fill the THR after the enable of the SSC and before the start of the frame. 20. MCI - False data timeout error DTOE may occur. If a small block (5 bytes) is read through the READ_SINGLE_BLOCK command (CMD17), the flag NOTBUSY will be set and a false data timeout error DTOE occurs. Fix/Workaround None. 21. SDRAM - Self-refresh mode If Entry in Self-refresh mode is followed by SDRAM access and auto-refresh event, TRC timing is not checked for AUTO_REFRESH sequence. Fix/Workaround Set the value of TRAS field in user interface with TRC+1. 22. SPI - No TX UNDERRUN flag available There is no TX UNDERRUN flag available, therefore in slave mode there is no way to be informed of a character lost in transmission. Fix/Workaround PDC/PDCA transfers: None. Manual transfers (no PDC and TX slave only): Read the RHR every time the THR is written. The OVRS flag of the status register will track any UNDERRUN on the TX side. 23. HMATRIX - Fixed priority arbitration does not work Fixed priority arbitration does not work. Fix/Workaround Use Round-robin arbitration instead. 24. OSC32 is not available for RTC, WDT, TIMERs and USARTs at startup Right after startup the osc32 clock to internal modules is not valid. The osc32 clock will be valid for use approximately 128 osc32 cycles after the the first instruction is executed. This has consequences if you are planning to use the RTC, WDT, going into sleep mode and USARTs with SCK and TCs with TIMER_CLOCK0. Fix/Workaround Before executing any code the user should enable the RTC with the smallest prescaler and poll that the RTC is counting before doing anything in your program. Another way to ensure that the osc32 is valid is to use interrupts with TOP=1. 41
32015ES-AVR32-01/08
AT32AP7001
Example:
//reset the counter register AVR32_RTC.val = 0x0; //enable the RTC with the smallest prescaler AVR32_RTC.ctrl = 0x1; //wait until the value increases while(AVR32_RTC.val == 0);
25. SPI can generate a false RXREADY signal in SLAVE mode In slave mode the SPI can generate a false rxready signal during enabling of the SPI or during the first transfer. Fix/Workaround 1. Set slave mode, set required CPOL/CPHA 2. Enable SPI 3. Set the polarity CPOL of the line in the opposite value of the required one 4. Set the polarity CPOL to the required one. 5. Read the RXHOLDING register Transfers can now begin and RXREADY will now behave as expected. 26. EBI address lines 23, 24, and 25 are pulled up when booting up After reset the EBI address lines 23, 24 and 25 are tristated with pullups. Booting from a flash larger than 8 MB using these lines will fail, as the flash will be accessed with these address bits set. Fix/Workaround Add external pulldown resistors (5 k) on these lines if booting from a flash larger than 8 MB using these address lines. 27. SSC - Additional delay on TD output A delay from 2 to 3 system clock cycles is added to TD output when: TCMR.START = Receive Start, TCMR.STTDLY = more than ZERO, RCMR.START = Start on falling edge / Start on Rising edge / Start on any edge RFMR.FSOS = None (input) Fix/Workaround None. 28. SSC - TF output is not correct TF output is not correct (at least emitted one serial clock cycle later than expected) when: TFMR.FSOS = Driven Low during data transfer/ Driven High during data transfer TCMR.START = Receive start RFMR.FSOS = None (Input) RCMR.START = any on RF (edge/level) Fix/Workaround
42
32015ES-AVR32-01/08
AT32AP7001
None. 29. USART - TXD signal is floating in Modem and Hardware Handshaking mode The TXD signal is floating in Modem and Hardware Handshaking mode, but should be pulled up. Fix/Workaround Enable pullup on this line in the PIO. 30. PWM - Impossible to update a period equal to 0 by using the CUPD register It is impossible to UPDATE a period equal to 0 by the using of the UPDATE register (CUPD). Fix/Workaround To update a period equal to 0, write directly to the CPRD register. 31. WDT Clear is blocked after WDT Reset A watchdog timer event will, after reset, block writes to the WDT_CLEAR register, preventing the program to clear the next Watchdog Timer Reset. Fix/Workaround If the RTC is not used a write to AVR32_RTC.ctrl.pclr = 1, instead of writing to AVR32_WDT.clr, will reset the prescaler and thus prevent the watchdog event from happening. This will render the RTC useless, but prevents WDT reset because the RTC and WDT share the same prescaler. Another sideeffect of this is that the watchdog timeout period will be half the expected timeout period. If the RTC is used one can disable the Watchdog Timer (WDT) after a WDT reset has occured. This will prevent the WDT resetting the system. To make the WDT functional again a hard reset (power on reset or RESET_N) must be applied. If you still want to use the WDT a f t e r a W D T r e s e t a s m a l l c o d e c a n b e i n s e r te d a t t h e s ta r tu p c h e c k i n g t h e AVR32_PM.rcause register for WDT reset and use a GPIO pin to reset the system. This method requires that one of the GPIO pins are available and connected externally to the RESET_N pin. After the GPIO pin has pulled down the reset line the GPIO will be reset and leave the pin tristated with pullup. 32. USART - The DCD Signal is active high from the USART, but should be active low The DCD signal is active high from the USART, but should be active low. Fix/Workaround An inverter should be added on this line on the PCB. 33. MCI Transmit Data Register (TDR) FIFO corruption If the number of bytes to be transmitted by the MCI is not a multiple of 4, the Transmit Data Register (TDR) First In First Out data buffer control logic will become corrupted when transmit data is written to the TDR as 32-bit values. Fix/Workaround Configure the MCI Mode Register (MR) to accept 8-bit data input by writing a 1 to bit 13 (FBYTE), and transfer each byte of the transmit data to TDR by right aligning the useful value. This allows the number of bytes transferred into the TDR to match the number set up in the BCNT field of the MCI Block Register (BLKR).
43
32015ES-AVR32-01/08
AT32AP7001
11.2 Rev. B
Not sampled.
11.3
Rev. A
Not sampled.
44
32015ES-AVR32-01/08
AT32AP7001
12. Datasheet Revision History
Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.
12.1
Rev. E 01/08
1. Updated Pin 208 from GND to VDDIO in "Package and Pinout" on page 9.
12.2
Rev. D 09/07
1. 2. 3. 4. 5 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. PIO Controller C Multiplexing table updated in "Peripherals" on page 75". Added section "USBA" on page 81 in Clock Connections in "Peripherals" on page 75. USBA feature list updated in "Peripherals" on page 75. Renamed clk_slow to clk_osc32 in Table 9-4 on page 80. Updated organisation of User Interface in "HSB Bus Matrix (HMATRIX)" on page 142. Updated special bus granting mechanism in "HSB Bus Matrix (HMATRIX)" on page 142. Added product dependencies in "DMA Controller (DMACA)" on page 179. Added product dependencies in "Peripheral DMA Controller (PDC)" on page 233. Added description of multi-drive in "Parallel Input/Output Controller (PIO)" on page 249. Added MDER/MDDR/MDSR to pin logic diagram in "Parallel Input/Output Controller (PIO)" on page 249. SPI pins must be enabled to use local loopback. Updated description of the OVRES bit in "SPI Status Register" on page 310. Updated bit description of TXEMPTY in the "USART Channel Status Register" on page 432. Number of chip select lines updatedin figures and tables, changed from 8 to 6 in "Static Memory Controller (SMC)" on page 489. Made the MDR register Read/Write instead of Read in "SDRAM Controller (SDRAMC)" on page 532. Removed the PWSEN and PWSDIS bits from the "MCI Control Register" on page 585. Added PDCFBYTE and removed the PWSDIV bits from the "MCI Mode Register" on page 586. Added note about reading the Status Register clears the interrupt flag in "Timer/Counter (TC)" on page 740. Added debug operation to product dependencies in "Timer/Counter (TC)" on page 740. Added debug operation to product dependencies in "Pulse Width Modulation Controller (PWM)" on page 774. Updated "PLL Characteristics" on page 933. Updated "Errata" on page 38.
45
32015ES-AVR32-01/08
AT32AP7001
12.3 Rev. C 07/07
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. Updated "Part Description" on page 2. PC Signals removed in "Signals Description" on page 5 USB Signals updated in "Signals Description" on page 5. The PX0 - PX53 Signals added in "Signals Description" on page 5. SDCS signals removed from PIO Controller Multiplexing tables in "Peripherals" on page 79. LCD and MAC references removed form tables in "Memories" on page 77. LCD and MAC controller references removed in "Peripheral overview" on page 94. SDCS1 signal removed from figures and tables, and SDCS0 renamed to SDCS in "External Bus Interface (EBI)" on page 147. SmartMedia renamed to NAND Flash in some description to avoid confusion in "External Bus Interface (EBI)" on page 147. Updated Application block diagram in Figure 1-2 on page 1. LCD removed from feature list in "Serial Peripheral Interface (SPI)" on page 297. Updated the reset state of the SMC Mode register in Table 27-9 on page 523. Updated "Mechanical Characteristics" on page 927. Updated pad parameters in "DC Characteristics" on page 928. Updated "Power Consumption by Peripheral in Active Mode" on page 930, LCD and MACB excluded. Updated pad parameters in "Clock Characteristics" on page 931. Updated "USB Transceiver Characteristics" on page 934. Updated "EBI Timings" on page 939.
12.4
Rev. B 04/07
1. 2. 3. 4. Updated "Features" on page 1. Updated tables in "Signals Description" on page 4. Updated Table 9-2 on page 77, Table 9-9 on page 82, and Table 9-10 on page 83 in the "Peripherals" on page 75. Updated module names and abbreviations through the datasheet.
12.5
Rev. A 02/07
1.
Initial revision.
46
32015ES-AVR32-01/08
AT32AP7001
Features ..................................................................................................... 1 1 2 3 Part Description ....................................................................................... 2 Blockdiagram ........................................................................................... 3 Package and Pinout ................................................................................. 7
3.1AVR32AP7001 ..........................................................................................................7
4 5
Signals Description ................................................................................. 9 Power Considerations ........................................................................... 14
5.1Power Supplies .......................................................................................................14 5.2Power Supply Connections .....................................................................................14
6
I/O Line Considerations ......................................................................... 15
6.1JTAG pins ................................................................................................................15 6.2WAKE_N pin ...........................................................................................................15 6.3RESET_N pin ..........................................................................................................15 6.4EVTI_N pin ..............................................................................................................15 6.5TWI pins ..................................................................................................................15 6.6PIO pins ...................................................................................................................15
7
Memories ................................................................................................ 16
7.1Embedded Memories ..............................................................................................16 7.2Physical Memory Map .............................................................................................16
8
Peripherals ............................................................................................. 18
8.1Peripheral address map ..........................................................................................18 8.2Interrupt Request Signal Map ..................................................................................20 8.3DMACA Handshake Interface Map .........................................................................21 8.4Clock Connections ..................................................................................................22 8.5External Interrupt Pin Mapping ................................................................................23 8.6Nexus OCD AUX port connections .........................................................................23 8.7Peripheral Multiplexing on IO lines ..........................................................................24 8.8Peripheral overview .................................................................................................31
9
Boot Sequence ....................................................................................... 36
9.1Starting of clocks .....................................................................................................36 9.2Fetching of initial instructions ..................................................................................36
10 Ordering Information ............................................................................. 37
i
32015ES-AVR32-01/08
AT32AP7001
11 Errata ....................................................................................................... 38
11.1Rev. C ...................................................................................................................38 11.2Rev. B ....................................................................................................................44 11.3Rev. A ....................................................................................................................44
12 Datasheet Revision History .................................................................. 45
12.1Rev. E 01/08 ..........................................................................................................45 12.2Rev. D 09/07 .........................................................................................................45 12.3Rev. C 07/07 .........................................................................................................46 12.4Rev. B 04/07 ..........................................................................................................46 12.5Rev. A 02/07 ..........................................................................................................46
ii
32015ES-AVR32-01/08
Headquarters
Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
International
Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-enYvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Product Contact
Web Site www.atmel.com Technical Support avr32@atmel.com Sales Contact www.atmel.com/contacts
Literature Requests www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c) 2007 Atmel Corporation. All rights reserved. Atmel (R), logo and combinations thereof, AVR (R) and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
32015ES-AVR32-01/08

▲Up To Search▲

Price & Availability of AT32AP700108

	To Download AT32AP700108 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .